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Abstract
Protocol conversion for mismatched protocols has been addressed in
a number of formal and informal settings. However, existing solutions
address this problem only partially. This paper develops the first on-the-
fly local approach to protocol conversion based on temporal logic model
checking. The tableau-based approach verifies the existence of a converter,
and if a converter exists, it is automatically synthesized. Our approach
handles control and data mismatches under a single unifying framework.
A NuSMV-based implementation has been developed and we provide results
for some non-trivial protocol mismatch examples.
1 Introduction
A system-on-a-chip (SoC) is built by reusing components connected using a
central bus such as AMBA [3]. A major problem with this reuse is the inher-
ent mismatch between protocols of components, an active area of research for
about two decades [7]. Mismatches occur because components are developed
independently without any intention of eventual integration, and can result
from control signal mismatches [6], inconsistent naming conventions [11], diﬀer-
ent clock speeds and diﬀerence in data-widths [3]. Mismatches are corrected,
if possible, by synthesizing extra glue-logic, called a converter [10] to control
communication between given protocols in order to satisfy given speciﬁcations.
A number of techniques address the problem of protocol conversion in a wide
range of formal and informal settings with varying degrees of automation—
projection approach [7], conversion seeds [9] and synchronization [11]. Some
approaches, like conversion seeds [9] and protocol projections [7], require signif-
icant user expertise and guidance. While this problem has been studied in a
number of formal settings [6, 7, 9, 11], only recently have some formal veriﬁca-
tion based solutions been proposed [3, 5, 10].
In [5], a hybrid simulation/veriﬁcation approach to protocol conversion in
SoC designs is proposed. [10] proposes an approach towards protocol conversion
employing a game-theoretic framework to generate a converter. This solution is
restricted only to protocols with half-duplex communication between them, with
speciﬁcations represented as ﬁnite state machines. D’Silva et al [3] present syn-
chronous protocol automata to allow formal protocol speciﬁcation and matching,
as well as converter synthesis. The technique addresses the problem of limited
communication medium capacity, but data-communication between protocols
cannot be constrained any further.
Specifications
ConverterP1 P2
Figure 1: Protocol conversion
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In contrast to the above techniques, we present a technique using model
checking for automatic converter synthesis. Protocols, in our setting, are rep-
resented using Kripke Structures (KS) and speciﬁcations (and their negations)
are expressed in the temporal logic ACTL. ACTL, a branching time temporal logic
with universal path quantiﬁers, is particularly relevant for protocol conversion
as mismatches in protocols must be addressed for every path of their KS de-
scriptions. Given two KSs P1 and P2 and a set Ψ of desired ACTL properties,
the protocol conversion via converter synthesis problem (illustrated in Fig. 1)
may be stated as:
Can a converter C be synthesized for P1 and P2 such that all for-
mulas in Ψ can be satisfied?
The proposed approach involves the local and on-the-ﬂy construction of a
tableau [2] where satisfaction of ACTL formulas in Ψ is deﬁned in terms of the
satisfaction of their subformulas by the states of the protocols. The tableau
construction results in the automatic synthesis of the converter, if one exists. If
no converter is found, failures can be identiﬁed without exploring states irrel-
evant for failure inference. Not only are temporal logic speciﬁcations succinct
and more intuitive to write, additional constraints such as fairness can also be
speciﬁed. Fairness constraints ensure that converters allow meaningful commu-
nication to take place between protocols. We use invariants to specify bounds
on data-widths [1] so that data-width mismatches are addressed.
The main contributions of this paper are:
• We propose the ﬁrst model checking based solution to protocol match-
ing guaranteed to produce a converter if one exists—no further proof of
correctness is required, unlike some other approaches [3].
• We present a novel tableau-based algorithm to address data and control
mismatches in a unifying manner, unlike earlier solutions that deal with
them separately or in an ad hoc manner.
• We present an on-the-ﬂy algorithm for converter synthesis, one where pro-
tocol states are explored only when needed. The algorithm is polynomial
in the size of the protocols and speciﬁcations.
The rest of this paper is organized as follows. Section 2 presents the au-
tomatic converter synthesis approach based on tableau generation. Section 3
provides some implementation results with concluding remarks in section 4.
2 Methodology
The proposed protocol conversion algorithm takes as input the KS descriptions
of two protocols and a set of ACTL properties. It then employs a local, on-the-
ﬂy tableau construction algorithm to verify the existence of a converter.
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Figure 2: Producer-consumer protocol pair
2.1 Input description
The conversion algorithm takes as input two protocols represented as Kripke
structures:
Definition 1: A Kripke structure (KS) is a ﬁnite state machine represented as
a sextuple 〈AP , S, s0, Σ, R, L, 〉 where AP is a set of atomic propositions; S
is a ﬁnite set of states; s0 ∈ S is the initial state; Σ is a ﬁnite set of input and
output events; R ⊆ S×Σ×S is the transition relation; and L : S → 2AP is the
state labelling function.
States in a protocol are labelled by unique identiﬁers. Transitions between
states, each labelled with a priority, trigger with respect to a clock. At each clock
cycle, the KS checks for the presence of input/output events that can trigger a
transition from the current state. If multiple input/output triggers are present,
the transition using the highest priority is taken. An event a represents an input
whereas a represents an output. The relations (s, a, s′) ∈ R are represented as
s
a→ s′.
Fig. 2 shows the protocols of two devices, a producer and a consumer rep-
resented as Kripke structures. The producer protocol P1, sends sends a request
before producing any data and in the next cycle awaits the input signal ack. If
ack is absent, the protocol enters an error state (s2). Else, it goes on to write
8-bits on to the data channel D out8 and is capable of writing multiple 8-bit
data if the signal more is present in subsequent cycles. The 16-bit consumer,
P2, reads the request from the producer and then emits an acknowledgement
(ack). It then waits for the input d rdy to read one 16-bit data from the data
channel.
The protocols have a number of incompatibilities. Although P1 and P2
can share the input/output channels req and ack, but there are no outputs
corresponding to the control inputs d rdy and more (control incompatibility).
Furthermore, there is also a data incompatibility as P1 writes 8-bit data whereas
P2 can only read 16-bit data.
In addition to addressing the above issues, the intended communication be-
tween the producer-consumer protocols can be further described using addi-
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tional ACTL formulas. ACTL is a fragment of the branching time temporal logic
CTL and only allows universal path quantiﬁers. Semantics of an ACTL formula, ϕ
denoted by [[ϕ]]M are given in terms of set of states in a KS, M , which satisﬁes
the formula. A state s ∈ S is said to satisfy a ACTL formula ϕ, denoted by
s |= ϕ, if s ∈ [[ϕ]]M . We also say that M |= ϕ to indicate that the initial state s0
of the model M satisﬁes ϕ. We restrict ourselves to formulas where negations
are applied to propositions only. For the producer-consumer example in Fig. 2,
the following properties are needed:
1. A(¬Req In U R Out) (S1): A request cannot be read before one is made.
2. A(¬D Out8 U Req In) (S2): No data is written data before a request has
been received.
3. AG(¬Error) (S3): The communication never enters a state labelled by
Error.
2.1.1 Describing data-width mismatches
The producer-consumer protocol pair has a data-width mismatch as P1 writes
8-bit numbers to the data channel whereas P2 reads 16-bit numbers. We for-
mally describe the desired data-communication behaviour as follows. Given the
data-widths N and M of the outputs and inputs respectively, we ﬁrst compute
the minimum width needed for the communication medium between the two
protocols. If N < M , then the minimum capacity must be N × f such that
f is the smallest integer for which N × f > M ; otherwise the minimum ca-
pacity is N . This ensures that there are enough preceding outputs before any
one input. While the minimum bound of communication medium buﬀer can
be computed as above, the maximum bound is be any value greater than the
minimum bound. In our setting, we assume that the maximum bound of the
communication medium buﬀer is LCM(N,M). Given a capacity K of the com-
munication medium between these bounds, the maximum number of outputs
possible when the medium is empty is x = K/N	; while the maximum number
of inputs possible when the medium is full is y = K/M	. We use an auxiliary
counter for every input/output pair such that the counter is incremented by y
for every output, decremented by x for every input, and verify that the counter
always remains between 0 and x× y using the invariant 0 ≤ counter ≤ (x× y).
In addition, we can also force that maximum number of outputs are done
before inputs start and vice versa—expressed by the following ACTL formulas:
AG(counter = 0 ⇒ A(¬input U counter = x× y) )
AG(counter = x× y ⇒ A(¬output U counter = 0) )
For the producer-consumer example in Fig. 2, we use the invariant 0 ≤
counter ≤ 2 as N=1 and M=2.
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2.1.2 Fairness
In order to ensure that converters always allow meaningful communication be-
tween protocols, it may be desirable that additional fairness conditions are sat-
isﬁed, which can be again deﬁned using ACTL formulas. For converter synthesis,
the goal is to ignore as well as disable all unfair behaviours of the protocols. For
the producer-consumer example, we use the following fairness conditions:
• AGAF(D Out8) (F1): The producer can always eventually write data.
• AG(D Out8 ⇒ AXA(¬Req Out U Data In16) (F2): Once some data is writ-
ten, no further requests are allowed before a read operation is performed.
• AGAF(R Out) (F3): The producer can always eventually emit requests.
2.2 Tableau Construction Algorithm
The proposed technique is based on model checking and involves on-the-ﬂy
tableau construction, similar to [2]. Given the inputs P1 and P2 describing
participating protocols, some invariants over data counters, and the set Ψ of
desired properties (including fairness properties), the tableau construction algo-
rithm proceeds as follows. We illustrate the working of the tableau construction
algorithm using the producer-consumer example given in Fig. 2.
The ﬁrst step is the computation of the unrestricted combined behaviour
P1||P2 of P1 and P2, also called the parallel composition (similar to the syn-
chronous parallel in Argos [8]), deﬁned as follows.
Definition 2: Parallel Composition.
Given two Kripke structures P1 = 〈AP1, S1, s01 , Σ1, R1, L1〉 and P2 =
〈AP2, S2, s02 , Σ2, R2, L2, 〉, their parallel composition, denoted by P1||P2 is
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〈AP1||2, S1||2, s01||2 ,Σ1||2, R1||2, L1||2〉 where AP1||2 = AP1∪AP2; S1||2 = S1×S2;
s01||2 = (s01 , s02); and Σ1||2 ⊆ Σ1 × Σ2. R1||2 ⊆ S1||2 × Σ1||2 × S1||2 such that
(s1
σ1→ s′1) ∧ (s2 σ2→ s′2) ⇒ ((s1, s2)
(σ1,σ2)→ (s′1, s′2))
Finally, L1||2((s1, s2)) = L1(s1) ∪ L2(s2).
Some states of the parallel composition of the producer-consumer example
are shown in Fig. 4(a).
Algorithm 1 check(s0,Ψ)
1: Initialize counters, create a set A of leaves.
2: call create leaf(s, counter vals,Ψ,Nil)
3: while A is non-empty do
4: remove one leaf t from A
5: result = solve leaf(t)
6: if result = SUCCESS or FAILURE then
7: result = notify parent(t, result)
8: if globalresult = SUCCESS then
9: return SUCCESS
10: end if
11: end if
12: end while
13: return FAILURE
The proposed algorithm constructs a tableau which has nodes and leaves
(Fig. 3). Nodes are parents that have one or more children. Each node cor-
responds to a state in P1||P2 and a speciﬁc valuation of all data counters, and
is labelled with a set of formulas labels. Leaves, on the other hand, do not
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have children, and have no labels. A leaf contains a set of formulas F that its
corresponding state must satisfy. The tableau can be extended only when a leaf
is expanded into a node.
Given the states of P1||P2 for the producer-consumer example (Fig. 4(a)),
the algorithm proceeds as follows. The initial state (s0, s0) of P1||P2 and the
set Ψ ({S1, S2, S3, F1, F2, F3}) are passed to the top-level tableau construc-
tion procedure check which initializes data counters and creates a set A, which
contains all leaves created during tableau construction. check then contains the
initial top-level tableau leaf corresponding to (s0, s0) and the set of properties
Ψ. This is the root of the tableau which contains the initial state of P1||P2 and
the original set of properties Ψ. The method create leaf is used to create new
leaves. If the creation of a leaf results in the violation of any invariants, the
leaf is deemed invalid. After creating the root leaf, check calls the procedure
solve leaf for this newly created leaf.
Algorithm 2 create leaf(s, prevcountervals,Ψ, parent)
1: Update counters based on labels of s.
2: return if counters violate invariants.
3: if there exists a leaf t with t.state = s and t.counter status = current
counter status then
4: t.formulas = t.formulas
⋃
Ψ
5: else
6: create a new leaf t with t.state = s
7: t.formulas = Ψ, t.parent = parent, t.type = LEAF .
8: t.counter status = updated counter status.
9: end if
The solve leaf method receives a tableau leaf t as input and proceeds to
individually break down formulas contained in t.F into current-state and future
commitments (lines 4-18). This decomposition of formulas is based on a set
of tableau rules (Fig. 5. For example, for root leaf of the producer-consumer
example, the formula S3 (AG(¬Error)) is broken down into the subformulas
Error and AXAG(¬Error). The sub-formula Error, being a current-state com-
mitment (a proposition), is checked against the leaf state (s0, s0). The future
commitment AXAG(¬Error) is stored in the set label. Once all current-state
commitments have been checked, the root leaf is expanded to become a node
(Node 1 in Fig. 4(b)) and a leaf is created for each successor of the state (s0, s0).
All future commitments (including AXAG(¬Error)) are added to the set labels
of the newly expanded node, and (after removing AX from the formulas) to the
set F of each of the newly created leaves. Node 1 becomes an AX NODE
as only those successors of the state t.state can be enabled that satisfy these
future commitments. Another case when a node may be expanded is when an
OR formula is encountered and the success of the parent node depends on the
success of any of its children. When a leaf is expanded (as in the case of the
root leaf for the producer-consumer example), the keyword EXPANDED is
7
emp (s,
−→c )//c |={}
• prop
(s,−→c //c |= [p ∪ Ψ]
s//c |= Ψ p ∈ L(s) ∨ −→c |= p
∧ (s,
−→c )//c |= [ϕ1∧ϕ2 ∪ Ψ]
(s,−→c )//c |= [{ϕ1,ϕ2} ∪ Ψ]
∨1 (s,
−→c )//c |= [ϕ1∨ϕ2 ∪ Ψ]
(s,−→c )//c |= [{ϕ1} ∪ Ψ] ∨2
(s,−→c )//c |= [ϕ1∨ϕ2 ∪ Ψ]
(s,−→c )//c |= [{ϕ2} ∪ Ψ]
unrau
(s,−→c )//c |= [A(ϕ U ψ) ∪ Ψ]
(s,−→c )//c |= [(ψ∨(ϕ∧AXA(ϕ U ψ))) ∪ Ψ]
unrag
(s,−→c )//c |= [AGϕ ∪ Ψ]
(s,−→c )//c |= [(ϕ∧AXAGϕ) ∪ Ψ]
unrs
(s,−→c )//c |= Ψ
∃π⊆Π. (∀σ∈π. (sσ ,−→cσ)//cσ |=ΨAX)
⎧⎨
⎩
ΨAX = {ϕk | AXϕk ∈ Ψ}
Π = {σ | (s,−→c ) σ→ (sσ,−→cσ)}
cσ = c
′ : c σ
′→ c′ ∧ D(σ, σ′)
Figure 5: Tableau Rules for converter generation
returned by solve leaf .
For the producer-consumer example, root node 1 (Fig. 4(b)) has 4 children.
check iteratively calls solve leaf on all newly created leaves. When solve leaf
operates on leaf 1 (a child of node 1), it returns a FAILURE. This happens
because the violation of the property S1. S1 is broken down to the current-
state commitment R Out∨(¬R In∧AXA(¬R In U R Out) which is not satisﬁed
by the state (s0, s1) (the state corresponding to leaf 1). The check procedure
then passes the returned value to the method notify parent, which eﬀectively
results in the transition from (s0, s0) to (s0, s1) to be disabled in the tableau.
Another child leaf of node 1 corresponding to (s1, s1) satisﬁes all its current-state
commitments and hence is further expanded into node 2 with 4 children. Its
child leaf 2, corresponding to the state (s2, s2) in P1||P2 returns a FAILURE
as it is labelled by Error (violates S3).
The child leaf corresponding to the state (s3, s2) is expanded (node 3) with
only 3 children even though the state (s3, s2) has 4 successors. This is so because
the child leaf 3 corresponding to the state (s0, s3) is invalid as the data read
(D In16) in this state results in the counter c taking a value (-1) which is outside
the allowed invariant range (0 ≤ c ≤ 2).
One of the children of node 3, corresponding to the state (s3, s3) is further
expanded into node 4 with 2 child leaves (one for each successor (s3, s0) and
(s0, s0)). The leaf corresponding to (s3, s0) returns FAILURE (counter out
of bounds), whereas (s0, s0) returns SUCCESS. This happens because all
formulas passed to this child leaf are contained in the labels of the ancestor
node 1 (corresponding to the same state (s0, s0) and counter valuation (c = 0).
Due to this, solve leaf does not store any further future commitments (all of the
type AXAG (lines 24-33) and as all current-state commitments are met, returns
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Algorithm 3 solve leaf(t)
1: s = t.state, Ψ = t.F
2: Initialize ΨAX
3: while Ψ is non-empty do
4: remove one formula f from Ψ
5: if f = TRUE then
6: continue
7: else if f = FALSE then
8: return FAILURE
9: else if f = p ∈ AP then
10: return FAILURE if not f ∈ L(s)
11: else if f = ¬p (p ∈ AP ) then
12: return FAILURE if f ∈ L(s)
13: else if f = AGP then
14: insert P ∧ AXAGP in Ψ
15: else if f = A(P U Q) then
16: insert Q ∨ (P ∧ AXA(P U Q)) in Ψ
17: else if f = P ∧Q then
18: insert P,Q in Ψ
19: else if f = P ∨Q then
20: t.type = OR NODE
21: create leaf(s,Ψ
S{P}SΨAX , t)
22: create leaf(s,Ψ
S{Q}SΨAX , t)
23: return EXPANDED
24: else if f = AXP then
25: if P = A(Q U R) and P occurs earlier in tableau at s then
26: return FAILURE
27: else
28: add f to the set ΨAX
29: end if
30: if P = AGQ and no ancestor of t contains P at state s then
31: add f to the set Ψ AX
32: end if
33: end if
34: end while
35: if ΨAX is non-empty then
36: Ψ′AX = {p|AXp ∈ ΨAX}, t.type = AX NODE
37: t.labels = label
38: for each successor s’ of s do
39: create trace(s′,Ψ′AX , t)
40: end for
41: return EXPANDED
42: end if
43: return SUCCESS
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SUCCESS. This results in the tableau being folded back with a reference to
node 1. A similar leaf may return FAILURE if the future commitments are of
the type AU.
The return values SUCCESS or FAILURE returned by solve leaf for a
leaf t is passed to the notify parent method which recursively passes the result
to its parent (ancestors if needed). A node returns SUCCESS if at least on of its
children returns SUCCESS. An OR NODE does not disable any transitions
(as only one child is needed to satisfy commitments), whereas an AX NODE
enables transitions to only those children that satisfy the future commitments
passed to them. The algorithm ﬁnishes when the root leaf (corresponding to
(s0, s0)) returns SUCCESS.
Algorithm 4 notify parent(t, result)
1: if t is a top-level trace then
2: globalresult = result
3: return
4: end if
5: parent = t.parent
6: if parent.type = OR NODE then
7: if result = FAILURE then
8: call notify parent(parent, FAILURE) if no unchecked child remains.
9: else
10: call notify parent(parent, SUCCESS)
11: end if
12: else if parent.type = AX NODE then
13: if result = FAILURE then
14: remove the link from parent to t.
15: if child-set of parent is empty then
16: call notify parent(parent, FAILURE) if successor set of parent.state
is empty
17: else call notify parent(parent, SUCCESS)
18: end if
19: end if
20: end if
2.3 Converter Synthesis
The converter is synthesized automatically during tableau construction if it
completes successfully. We traverse the nodes (starting from the root node that
returned SUCCESS) in the tableau and select the AX nodes encountered to
form states in the converter. The converter states synthesized for the states of
P1||P2 for the producer-consumer example shown in Fig. 4(a), are shown in Fig.
4(c). Note how each converter state corresponds to an AX node in the tableau
(Fig. 4(b)). The full converter C is shown in Fig. 7.
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The converter resolves incompatibilities between P1 and P2 as follows. The
input (output) events in P1||P2 are output (input) events for the converter. The
converter can read an output generated by either protocol and may pass it to
the other. Using this underlying control, the controller can perform inhibition,
buﬀering and synthesis. The converter inhibits an event when the transition
resulting from an event is disabled in C itself. In this case, the converter disallows
(or absorbs) the input instead of passing it on. The converter may buﬀer an
event, where it holds an input for a while before passing it on. Finally, in
case a control input expected by one protocol is not provided by the other,
the converter synthesizes it as an output itself in order to avoid blocking states.
The converter C (Fig. 7) for the producer-consumer example resolves the control
incompatibility between the two protocols by synthesizing the signals more and
d rdy artiﬁcially when required. The data incompatibility is resolved as all
paths leading to states where a mismatch happens (the counter variable in the
tableau exceeds invariant range) are disabled using inhibition. Furthermore,
buﬀering and inhibition are used such that only those paths that satisfy the
given ACTL speciﬁcations and fairness properties are also satisﬁed.
Formally, the control of a converter C over given protocols P1 and P2, called
the lock-step composition C//(P1||P2), is deﬁned as follows
Definition 3: Lock-step Converter Composition. Given the KS P1||2 =
〈AP1||2, S1||2, s01||2 , Σ1||2, R1||2, L1||2〉 and a converter C = 〈APC , SC , sC0, ΣC ,
RC , LC〉, the lock-step composition C//(P1||P2) = 〈AP1||2, SC//(1||2), s0C//1||2 ,
Σ1||2, RC//(1||2), LC//(1||2)〉 such that:
SC//(1||2) ⊆ SC × S1||2; and s0C//1||2(s0C , s0(1||2)). RC//(1||2) is deﬁned as:
sC
σc1,σ
c
2→ s′C ∧ s1||2
(σ1,σ2)→ s′1||2 ∧D(σc1, σ1)∧D(σc2, σ2)⇒ sC//(1||2)
(σ1,σ2)→ s′C//(1||2)
Finally, LC//(1||2)(sP , sC) = L1||2(s1||2).
The transition relation of the protocols composed with a converter ensures
that protocols move only when the converter allows that move. As such the
lock-step composition // is diﬀerent from unrestricted composition (Deﬁni-
tion 2). For the producer-consumer example, the corresponding controlled sys-
tem C//(P1||P2) is given in 6
The following theorem follows from the above:
Theorem 3: Sound and Complete. Two protocols P1 and P2, with n deﬁned
data counters c1, c2, . . . cn with the constraints mini ≤ ci ≤ maxi, can be made
compatible wrt to a set Ψ of ACTL formulas by using an automatically generated
converter C iﬀ check returns SUCCESS.
Proof.
The ﬁrst step in proving the above theorem is to realize the size of the state
space to be traversed during tableau construction.
Given P1 with total number of states |S1|, and P2 with total number of
states |S2|, the input to the check method (P1||P2) would contain a maximum
of |S1| × |S2| states.
Observation 1. For each counter ci (0 ≤ i ≤ n) , the values of interest lie in
Ki + 2 partitions, where Ki = maxi − mini + 1. Ki partitions are singleton
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T,T
req,T
req,req
T,T
ack,T
ack,req
ack,ack
T,T
req, T
T,T
more,T
more,  ack
more,T
more,d_rdy
T,T
T,ack
T,T
T,d_rdy
T,ack
T,d_rdy
T,T
8
16
4,(3,1) 5,(3,1)
8,(3,2)7,(3,2)
10,(3,3)
2,(0,1)
6,(0,2)
9,(0,3)
0,(0,0) 1,(1,0)
3,(1,1)
D_Out
Req_In
1
D_Out
Req_In
2
D_Out
Ak_Out
2
D_Out
Ak_Out
1
 D_Out
D_In
0
Idle
Req_In
2
Idle
Ak_Out
2
Idle
D_In
0
Idle
0
R_Out
Idle
0
R_Out
Req_In
0
8
8 8
8
16
Figure 6: The resulting system C//(P1||P2)
sets containing one element each from the range maxi to mini, one partition
containing all data points in < mini and another containing all data points
> maxi. In other words, if the valuation of the counter goes beyond the limits
mini or maxi, it is not required to record the exact valuation. This stems
from the fact that if ci takes values outside the allowed range, the invariant
(mini ≤ ci ≤ maxi) is violated and leads to a failed path in the tableau.
It follows from the above observation that for each state s in P1||P2, there
may be several (exactly Ki+2) valuations for each counter variable ci, resulting
in multiple states corresponding to the same state in P1||P2 (each with a diﬀerent
valuation of counters). Therefore the total number of states |S| that can be
traversed by the algorithm in the worst case is:
|S| = |S1 × S2| × (K1 + 2)× (K2 + 2)× . . .× (Kn + 2)
We use −→c to denote a valuation of all counters and use S to denote the
expanded state space.
Having deﬁned the maximum size of the state-space to be traversed, we ﬁrst
note that for any state (s,−→c ) in S, if −→c refers to a valuation of the counters
where any one counter is outside its allowed range, the tableau leaf automatically
results in a failed path (function create leaf). solve leaf is only called for leaves
which are associated states in S that have valid valuations for all counters.
The proof then proceeds by realizing the soundness and completeness of
each of the tableau rules. For brevity, we present here the proof-sketch for unrs,
proofs for the other rules are straightforward.
Recall that, (s,−→c )|c |= Ψ ((s,−→c ) ∈ S), where Ψ is the set of formula ex-
pressions with temporal operators AX , is satisﬁable if the next states proof
obligations are satisﬁed by destination states reachable via transitions enabled
by the converter C. The converter can enable any subset (barring ∅) of transi-
tions. The tableau rule, therefore, considers all possible subsets of destination
states of enabled transitions.
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Figure 7: The converter C
As each transition is annotated by an event σ, we construct Π, the set of
events of out-going transitions. In other words, σ ∈ Π ⇒ (sσ,−→c σ) is reach-
able via the transition with event σ. We are required to identify one possible
subset of Π which represents the enabled transitions whose destinations con-
form to the obligations in the consequent (see ∃π ⊆ Π in the consequent). Let
πs = {(sσ,−→c σ) | σ ∈ π} be the next states reachable via (selected) enabled
transitions.
The consequent of the tableau rule has the following obligations. All ele-
ments of πs in parallel composition with the converter must satisfy the expres-
sions in Ψax. This ensures that the converter constructed is consistent, i.e., c
is constructed such that (s,−→c )|c satisﬁes all obligations (Ψax). Therefore, if
we can generate an environment for s corresponding to rule unrs, then s |= ψ
where ψ is the conjunction of the elements of the set {AXϕ | ϕ ∈ Ψax}. The
other direction can be proved likewise.
3 Results
A protocol conversion tool employing the tableau construction approach has
been implemented by extending the NuSMV model checker [4]. The results table
(Table 1) contains four columns. The ﬁrst two columns contain the description
and size (number of states) of the participating protocols . The ACTL properties
used are shown in the third column with the size of the converter shown in
column 4. The ﬁrst ﬁve problems are well-known protocol conversion problems
with control mismatches [10, 7]. The next problem is the multi-write producer
and single-read consumer protocol pair used as the motivating example in this
paper. The size of the output of the producer was kept constant at 8-bits and
the input-size of the consumer were varied in multiples of 8-bits and the size
of the converter is noted in the fourth column. Note that when the input size
was not a direct multiple of the output size (9-bits and 2-bits respectively),
no converter could be generated. This was due to the fact that the consumer
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P1(|SP1 |) P1(|SP2 |) ACTL Properties C(|SC|)
Master (3) Slave (3) Event sequencing 6
(one grant per request),
(requests precede grants)
ABP sender(6) NP receiver(4)[7] Control Signal matching 8
ABP receiver(8) NP sender(3)[7] Control signal matching 8
Poll-End Receiver(2) Ack-Nack Sender(3) Data communication resolution 6
(one data in per data out)
Handshake (2) Serial(2)[10] Control signal matching 3
and event sequencing
(Alternating A and B labels)
Multi-write Single-read AG(¬Error),A(¬D Out U Req In)
Producer protocol(3) Consumer protocol(4) A(¬Req In U R Out)
8-bit Write 8-bit Read (Error is never encountered, 8
8-bit Write 16-bit Read no data written before requests, 11
8-bit Write 24-bit Read and no requests read before 13
8-bit Write 32-bit Read any requests are made) 15
2-bit Write 9-bit Read Failed
Multi-write Multi-read AG(¬Error),A(¬D Out U Req In)
Producer protocol(3) Consumer protocol(4) A(¬Req In U R Out)
2-bit Write 9-bit Read (Error is never encountered, 25
2-bit Write 11-bit Read no data written before requests, 29
3-bit Write 10-bit Read and no requests read before 28
3-bit Write 11-bit Read any requests are made) 30
9-bit Write 2-bit Read 11
7-bit Write 64-bit Read 140
11-bit Write 256-bit Read 528
Mutex Process 1 (3) Mutex Process 2(3)[4] Mutual exclusion 7
MCP missionaries MCP cannibals (30)[4] Nummissionaries ≥ Numcannibals 22
4-bit ABP Sender Modiﬁed Receiver (166432)[4] Liveness checking based on 14312
control signal matching
Table 1: Implementation Results
allowed only a single read after each handshake with the producer. The next
set of results were obtained when the consumer allowed multiple reads with
each handshake. This allowed handling arbitrary read-write pairs. The ﬁnal
three results are well-known NuSMV examples modiﬁed to create mismatches.
The mutex example was modiﬁed such that a violation of the mutual exclusion
property occurred. The missionaries and cannibals problem, an abstraction of
data-communication between two protocols was also handled successfully. It
involved constraining data-communication between protocols such that size of
the communication medium (boat) was not exceeded, and at the same time,
further restrictions on data-variables (number of cannibals never exceeds the
number of missionaries) were also handled. The 4-bit alternating-bit protocol
example, was modiﬁed to create a control mismatch between the sender and the
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receiver, which introduced many faulty paths in the combined system. Using the
tableau construction algorithm, a converter that eﬀectively disabled such faulty
communication paths was realized. Note that size entry in the second column
for the ﬁnal two results is the combined size of the system (size of P1||P2).
4 Conclusions
Protocol conversion to resolve protocol mismatches is an active research area
and a number of solutions have been proposed. Some approaches require signiﬁ-
cant user eﬀort, while some only partly address the protocol conversion problem.
Most formal approaches work on protocols that have unidirectional communi-
cation and use ﬁnite state machines to describe speciﬁcations. In this paper
we propose a formal approach to protocol conversion which alleviates the above
problems. Speciﬁcations are described in temporal logic and bidirectional com-
munication is allowed. A tableau-based approach using the model checking
framework is used to generate converters in polynomial time. We use invari-
ants to handle data-width issues. Fairness properties are used to generate fair
converters. We prove that the approach is sound and complete and provide
implementation results.
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